Characteristic polynomial method for verification and test of combinational circuits
نویسندگان
چکیده
– This paper gives a new and efficient method of determining the equivalence of two given Boolean functions. We define a characteristic polynomial directly from the sum-of-product form of the logic function. The polynomial contains a real variable corresponding to each Boolean variable. Logical operations on the Boolean function correspond to arithmetic operations on the polynomial. We show that if the characteristic polynomials of two Boolean functions, when evaluated at the same randomly sampled values of their variables, produce identical result then the two corresponding Boolean functions are identical with probability 1. In a typical application, one characteristic function may be derived from the truth table specification while the other is obtained from a logic implementation. The proposed method is very efficient as it allows to prove correctness by just one evaluation of the two polynomials. We further show that when the real variables in the polynomial are restricted to the range [ 0 , 1 ], the value of the polynomial is the same as the probability of the Boolean function producing a true output. This result is applied to testing of combinational circuits. We derive the length of a random test sequence that will detect any fault in the circuit with any given arbitrarily high probability.
منابع مشابه
Efficient Gröbner Basis Reductions for Formal Verification of Galois Field Arithmetic Circuits
Galois field arithmetic is a critical component in communication and security-related hardware, requiring dedicated arithmetic circuit architectures for greater performance. In many Galois field applications, such as cryptography, the datapath size in the circuits can be very large. Formal verification of such circuits is beyond the capabilities of contemporary verification techniques. This pap...
متن کاملTim Pruss , Priyank Kalla , Senior Member , IEEE , and
Abstraction plays an important role in digital design, analysis and verification. This paper introduces a word-level abstraction of the function implemented by a combinational logic circuit. The abstraction provides a canonical representation of the function as a polynomial Z =F (A) over the finite field F2k , where Z,A represent the k-bit word-level output and input of the circuit, respectivel...
متن کاملMore Accurate Polynomial-Time Min-Max Timing Simulation
We describe a polynomial-time algorithm for min-max timing simulation of combinational circuits. Our algorithm reports conservative bounds on the propagationdelays from each primary input to each gate, for use in the timing verification of fundamental-mode asynchronous circuits. A new reconvergent fanout analysis technique is presented. Our algorithm produces more accurate results than previous...
متن کاملFunction Verification of Combinational Arithmetic Circuits
FUNCTION VERIFICATION OF COMBINATIONAL ARITHMETIC CIRCUIT MAY 2015 DUO LIU B.S., JIANGNAN UNIVERSITY, WUXI, JIANGSU, CHINA M.S.E.C.E., UNIVERSITY OF MASSACHUSETTS AMHERST Directed by: Professor Maciej Ciesielski Hardware design verification is the most challenging part in overall hardware design process. It is because design size and complexity are growing very fast while the requirement for pe...
متن کاملTransistor Level Implementation of Cyclic Combinational Circuits
Combinational Circuits are defined as the circuit whose output depends on present inputs only and are memory less.Thesecircuits are generally acyclic (feed-forward) but cyclic circuits can be combinational where cycles sometimes occur in designs synthesized from high-level descriptions. Feedbackinsuch cases is carefully contrived when functional units are connected in a cyclic topology. Deliber...
متن کامل